Commit graph

4090 commits

Author SHA1 Message Date
Jordan Carlin
fd45485600
Clarify when mseccfg exists (#2550)
Some checks failed
RISC-V ISA Build / build (push) Has been cancelled
pre-commit / pre-commit (push) Has been cancelled
RISC-V ISA Build / deploy (push) Has been cancelled
Fixes #2549
2026-01-05 17:13:04 -08:00
james-ball-qualcomm
791314b6ae
Adding ~2000 normative rules from CSC to main repo (#2518)
Some checks are pending
RISC-V ISA Build / build (push) Waiting to run
RISC-V ISA Build / deploy (push) Blocked by required conditions
pre-commit / pre-commit (push) Waiting to run
* Zfh norm rules

* Zfa norm rules

* Remove non cmo norm rule/tag changes

* Fix typo

* fixed duplicates in normative rules

* Updated rules with feedback

* Rule updates

* Norm rules for rv32e

* Use latest docs-resources submodule

Signed-off-by: James Ball <jameball@qti.qualcomm.com>

* Minor typo fixes

* Move yaml file to normative rules dir

* Move to norm rules dir

* Minor typo fixes

* Update normative_curations to normative_rule_definitions

* Move rules to norm rules dir

* typo fixes

* typo fix

* bfloat16 norm tags and rules

* fix header currations to definitions

* Zfinx norm tags and rules

* addressed feedback

* all changes committed

* updated format

* vector crypto norm rules and tags

* second half vector crypto

* Fix naming underscores and dashes, remove untestable rules, tag CSRs better

* requested changes fixed

* old removed

* updated style, added remaining zicsr tags and rules

* merge

* fixed yaml file names to match

* cleanup

* Merge conflict with spaces

* Switch to latest docs-resources

Signed-off-by: James Ball <jameball@qti.qualcomm.com>

* Manually merged in changes from PR 11

Signed-off-by: James Ball <jameball@qti.qualcomm.com>

* Fixed wrong link is norm rule tagging doc

Signed-off-by: James Ball <jameball@qti.qualcomm.com>

* Cleanup

* Removed bad tags

* chapter names and yaml language servers

* Fixing yaml

* yaml fixes

* cleanup

* tagging schema

* Trailing spaces

* Reduce from 151 to 77 number of norm rule defs referencing non-existant adoc tags. And switching to latest doc-resources (no tool changes though).

Signed-off-by: James Ball <jameball@qti.qualcomm.com>

* Added AI summary of normative rule tagging errors (used Claude).

Signed-off-by: James Ball <jameball@qti.qualcomm.com>

* Merging changes from upstream CSC fork to this fork.

Signed-off-by: James Ball <jameball@qti.qualcomm.com>

* Update to latest docs-resources

Signed-off-by: James Ball <jameball@qti.qualcomm.com>

* Added norm rules for c-st-ext and zilsd (manually copied from HMC fork)

Signed-off-by: James Ball <jameball@qti.qualcomm.com>

* Bump pre-commit/action from 3.0.0 to 3.0.1

Bumps [pre-commit/action](https://github.com/pre-commit/action) from 3.0.0 to 3.0.1.
- [Release notes](https://github.com/pre-commit/action/releases)
- [Commits](https://github.com/pre-commit/action/compare/v3.0.0...v3.0.1)

---
updated-dependencies:
- dependency-name: pre-commit/action
  dependency-version: 3.0.1
  dependency-type: direct:production
  update-type: version-update:semver-patch
...

Signed-off-by: dependabot[bot] <support@github.com>

* Bump actions/setup-python from 5 to 6

Bumps [actions/setup-python](https://github.com/actions/setup-python) from 5 to 6.
- [Release notes](https://github.com/actions/setup-python/releases)
- [Commits](https://github.com/actions/setup-python/compare/v5...v6)

---
updated-dependencies:
- dependency-name: actions/setup-python
  dependency-version: '6'
  dependency-type: direct:production
  update-type: version-update:semver-major
...

Signed-off-by: dependabot[bot] <support@github.com>

* Bump actions/upload-artifact from 4 to 5

Bumps [actions/upload-artifact](https://github.com/actions/upload-artifact) from 4 to 5.
- [Release notes](https://github.com/actions/upload-artifact/releases)
- [Commits](https://github.com/actions/upload-artifact/compare/v4...v5)

---
updated-dependencies:
- dependency-name: actions/upload-artifact
  dependency-version: '5'
  dependency-type: direct:production
  update-type: version-update:semver-major
...

Signed-off-by: dependabot[bot] <support@github.com>

* Bump actions/upload-pages-artifact from 3 to 4

Bumps [actions/upload-pages-artifact](https://github.com/actions/upload-pages-artifact) from 3 to 4.
- [Release notes](https://github.com/actions/upload-pages-artifact/releases)
- [Commits](https://github.com/actions/upload-pages-artifact/compare/v3...v4)

---
updated-dependencies:
- dependency-name: actions/upload-pages-artifact
  dependency-version: '4'
  dependency-type: direct:production
  update-type: version-update:semver-major
...

Signed-off-by: dependabot[bot] <support@github.com>

* Adding normative rules for priv-csrs

Signed-off-by: James Ball <jameball@qti.qualcomm.com>

* Added norm rules for Zc extension

Signed-off-by: James Ball <jameball@qti.qualcomm.com>

* Reduced zilsd chapter name

Signed-off-by: James Ball <jameball@qti.qualcomm.com>

* Added fix for partial tagging of unordered list in Zc

Signed-off-by: James Ball <jameball@qti.qualcomm.com>

* Fixed all HMC norm rules that referenced non-existant tags

Signed-off-by: James Ball <jameball@qti.qualcomm.com>

* Shortened chapter names to fit better in cells and fixed $schema paths that were corrupted.

Signed-off-by: James Ball <jameball@qti.qualcomm.com>

* Updated docs-resources to latest with fixes/improvements and changed Makefile to have uncommented warning flag.

Signed-off-by: James Ball <jameball@qti.qualcomm.com>

* Fixed unreferenced rules

* formatted yaml per pre-commit hook

* Fix renaming of anchor from "rm" to "norm:dyn_round_enc".

Signed-off-by: James Ball <quic_jameball@quicinc.com>

* Update Makefile to add HTML format of normative rules

Signed-off-by: James Ball <quic_jameball@quicinc.com>

* Build just HTML version of norm rules for all/build targets

Signed-off-by: James Ball <quic_jameball@quicinc.com>

* Using norm rule direct to html and Tim's toggle to display norm tags

Signed-off-by: James Ball <quic_jameball@quicinc.com>

* Update to latest docs-resources submodule

Signed-off-by: James Ball <quic_jameball@quicinc.com>

* Removed tags_without_text (obscure feature not required by norm rules)

Signed-off-by: James Ball <quic_jameball@quicinc.com>

* Bump softprops/action-gh-release from 2.4.1 to 2.4.2

Bumps [softprops/action-gh-release](https://github.com/softprops/action-gh-release) from 2.4.1 to 2.4.2.
- [Release notes](https://github.com/softprops/action-gh-release/releases)
- [Commits](https://github.com/softprops/action-gh-release/compare/v2.4.1...v2.4.2)

---
updated-dependencies:
- dependency-name: softprops/action-gh-release
  dependency-version: 2.4.2
  dependency-type: direct:production
  update-type: version-update:semver-patch
...

Signed-off-by: dependabot[bot] <support@github.com>

* Bump docs-resources from `7f7f63a` to `40844de`

Bumps [docs-resources](https://github.com/riscv/docs-resources) from `7f7f63a` to `40844de`.
- [Commits](7f7f63ad85...40844defba)

---
updated-dependencies:
- dependency-name: docs-resources
  dependency-version: 40844defba0d1bcad46ce690ebca51912fbb3f67
  dependency-type: direct:production
...

Signed-off-by: dependabot[bot] <support@github.com>

* Update to docs-resources with better norm rule HTML table column names

Signed-off-by: James Ball <jameball@qti.qualcomm.com>

* Fix formatting in m-st-ext.adoc

Correct spacing in REMW and REMUW documentation.

Signed-off-by: David Harris <74973295+davidharrishmc@users.noreply.github.com>

* Build and deploy norm-rules.json and norm-rules.html so they can have a static URL

Signed-off-by: James Ball <jameball@qti.qualcomm.com>

* Copy priv/unpriv ISA manual HTML to same directory as norm-rules.html (mimicking how they are all in the build directory)

Signed-off-by: James Ball <jameball@qti.qualcomm.com>

* Forgot to put riscv- prefix into ISA manual HTML copied to norm-rules deployment directory for GitHub Pages

Signed-off-by: James Ball <jameball@qti.qualcomm.com>

* Use latest docs-resources

Signed-off-by: James Ball <jameball@qti.qualcomm.com>

* Added normative rules

Signed-off-by: James Ball <jameball@qti.qualcomm.com>

* Updated to match agreed parameter tagging scheme. Made a few other small improvements while at it.

Signed-off-by: James Ball <quic_jameball@quicinc.com>

* Replace _param with kind: parameter

Signed-off-by: James Ball <jameball@qti.qualcomm.com>

* Update to latest docs-resources commit

Signed-off-by: James Ball <jameball@qti.qualcomm.com>

* Use tag instead of tags if only one tag in Zilsd norm rules

Signed-off-by: James Ball <jameball@qti.qualcomm.com>

* Incorporating some feedback from Christian on Zilsd norm rules

Signed-off-by: James Ball <jameball@qti.qualcomm.com>

* Update f-st-ext.yaml

Signed-off-by: james-ball-qualcomm <quic_jameball@quicinc.com>

* Update f-st-ext.adoc

Signed-off-by: james-ball-qualcomm <quic_jameball@quicinc.com>

* update doc-resources submodule

* Added blank lines in zimop.yaml and zimop.adoc for norm_rule review

* Bump actions/checkout from 5 to 6

Bumps [actions/checkout](https://github.com/actions/checkout) from 5 to 6.
- [Release notes](https://github.com/actions/checkout/releases)
- [Changelog](https://github.com/actions/checkout/blob/main/CHANGELOG.md)
- [Commits](https://github.com/actions/checkout/compare/v5...v6)

---
updated-dependencies:
- dependency-name: actions/checkout
  dependency-version: '6'
  dependency-type: direct:production
  update-type: version-update:semver-major
...

Signed-off-by: dependabot[bot] <support@github.com>

* Made changes to Zilsd norm rules based on PR feedback from Christian and Derek

Signed-off-by: James Ball <jameball@qti.qualcomm.com>

* A couple of additional latexmath calls in mm-formal.adoc (should be all gone).

Signed-off-by: James Ball <quic_jameball@quicinc.com>

* Added more norm rules into M-mode chapter. Commiting so I can merge in changes from upstream ISA manual chapters.

Signed-off-by: James Ball <quic_jameball@quicinc.com>

* Extract norm rules in m-mode up to endianness control in mstatus

Signed-off-by: James Ball <quic_jameball@quicinc.com>

* Bump docs-resources from `49eff17` to `824bd66`

Bumps [docs-resources](https://github.com/riscv/docs-resources) from `49eff17` to `824bd66`.
- [Commits](49eff17dfd...824bd661c4)

---
updated-dependencies:
- dependency-name: docs-resources
  dependency-version: 824bd661c4464e1314309ed07c9069753940929b
  dependency-type: direct:production
...

Signed-off-by: dependabot[bot] <support@github.com>

* Latest docs-resources

Signed-off-by: James Ball <quic_jameball@quicinc.com>

* Bump softprops/action-gh-release from 2.4.2 to 2.5.0

Bumps [softprops/action-gh-release](https://github.com/softprops/action-gh-release) from 2.4.2 to 2.5.0.
- [Release notes](https://github.com/softprops/action-gh-release/releases)
- [Commits](https://github.com/softprops/action-gh-release/compare/v2.4.2...v2.5.0)

---
updated-dependencies:
- dependency-name: softprops/action-gh-release
  dependency-version: 2.5.0
  dependency-type: direct:production
  update-type: version-update:semver-minor
...

Signed-off-by: dependabot[bot] <support@github.com>

* Fix formatting for C.FLDSP instruction description

Signed-off-by: David Harris <74973295+davidharrishmc@users.noreply.github.com>

* Rename c-fdwsp_op to c-fldsp_op in YAML file

Signed-off-by: David Harris <74973295+davidharrishmc@users.noreply.github.com>

* Remove c-jalr entry from c-st-ext.yaml

Removed the 'c-jalr' entry from the YAML file.  Redundant with the c-ebreak entry with the same tag and the c_jalr_op entry with the main operation.

Signed-off-by: David Harris <74973295+davidharrishmc@users.noreply.github.com>

* Working my way through the machine chapter. Got up to mstatus.tw.

Signed-off-by: James Ball <quic_jameball@quicinc.com>

* Remove spaces yamlchk didn't like

Signed-off-by: James Ball <quic_jameball@quicinc.com>

* Get latest docs-resources to get fix for table column widths

Signed-off-by: James Ball <quic_jameball@quicinc.com>

* added norm rule tags for wavedrom generated images

* Latest docs-resources

Signed-off-by: James Ball <quic_jameball@quicinc.com>

* Replace note with clarification text for rule mstatus_tw_op

Signed-off-by: James Ball <jameball@qti.qualcomm.com>

* removed some non-normative text from zimop. changed to inline tag

* Replace note with clarification text for rule mstatus_tw_op

Signed-off-by: James Ball <jameball@qti.qualcomm.com>

* Bump softprops/action-gh-release from 2.4.2 to 2.5.0

Bumps [softprops/action-gh-release](https://github.com/softprops/action-gh-release) from 2.4.2 to 2.5.0.
- [Release notes](https://github.com/softprops/action-gh-release/releases)
- [Commits](https://github.com/softprops/action-gh-release/compare/v2.4.2...v2.5.0)

---
updated-dependencies:
- dependency-name: softprops/action-gh-release
  dependency-version: 2.5.0
  dependency-type: direct:production
  update-type: version-update:semver-minor
...

Signed-off-by: dependabot[bot] <support@github.com>

* Latest docs-resources

Signed-off-by: James Ball <quic_jameball@quicinc.com>

* changed name of c-mop tag from tab:c-mop to norm:c-mop_enc

* added zcmop enc table tags to yaml file

* Added norm rule to image to test HTML

Signed-off-by: James Ball <jameball@qti.qualcomm.com>

* added additional context for existing rules by adding another tag for ztso_ld,sd,amo

* removed trailing blank spaces

* Merging in origin/main

Signed-off-by: James Ball <jameball@qti.qualcomm.com>

* Finished tagging mstatus

Signed-off-by: James Ball <jameball@qti.qualcomm.com>

* Bump actions/github-script from 6 to 8

Bumps [actions/github-script](https://github.com/actions/github-script) from 6 to 8.
- [Release notes](https://github.com/actions/github-script/releases)
- [Commits](https://github.com/actions/github-script/compare/v6...v8)

---
updated-dependencies:
- dependency-name: actions/github-script
  dependency-version: '8'
  dependency-type: direct:production
  update-type: version-update:semver-major
...

Signed-off-by: dependabot[bot] <support@github.com>

* Added norm rules for mtvec CSR

Signed-off-by: James Ball <jameball@qti.qualcomm.com>

* Added medeleg and mideleg CSRs

Signed-off-by: James Ball <jameball@qti.qualcomm.com>

* updated doc resources

* Adding mip/mie

Signed-off-by: James Ball <quic_jameball@quicinc.com>

* Added norm rules for mip/mie.

Signed-off-by: James Ball <jameball@qti.qualcomm.com>

* Added fcvtmod-w-s_rsv rule

* Fixed typo

* Added c-srai_hint normative rule

* Zihintntl: Created PR to enable review (won't show all changes like normal) (#119)

* Fixes issue #80. Removed norm rule fence_null_pred_succ_inter and its tags with the same name. Added norm rules and tags for HINT and NOP instructions.

Signed-off-by: James Ball <jameball@qti.qualcomm.com>

* Remove copilot_instructions.md

Signed-off-by: James Ball <jameball@qti.qualcomm.com>

* Remove changes accidentally introduced by tagging into priv ISA volume.

Signed-off-by: James Ball <jameball@qti.qualcomm.com>

* Remove changes accidentally introduced by tagging into unpriv ISA volume.

Signed-off-by: James Ball <jameball@qti.qualcomm.com>

* Found a couple more unintentional visible changes introduced by norm tagging by using Copilot to compare HTML versions of priv and unpriv ISA volumes.

Signed-off-by: James Ball <jameball@qti.qualcomm.com>

* Machine mode chapter now has norm rules tagged up to mcause (mtval is next).

Signed-off-by: James Ball <jameball@qti.qualcomm.com>

* Bump actions/upload-artifact from 5 to 6

Bumps [actions/upload-artifact](https://github.com/actions/upload-artifact) from 5 to 6.
- [Release notes](https://github.com/actions/upload-artifact/releases)
- [Commits](https://github.com/actions/upload-artifact/compare/v5...v6)

---
updated-dependencies:
- dependency-name: actions/upload-artifact
  dependency-version: '6'
  dependency-type: direct:production
  update-type: version-update:semver-major
...

Signed-off-by: dependabot[bot] <support@github.com>

* Bump docs-resources from `d644eb9` to `b5eaf50`

Bumps [docs-resources](https://github.com/riscv/docs-resources) from `d644eb9` to `b5eaf50`.
- [Commits](d644eb9c54...b5eaf50001)

---
updated-dependencies:
- dependency-name: docs-resources
  dependency-version: b5eaf5000174386aa3d790eb6e0904ced0f2a93b
  dependency-type: direct:production
...

Signed-off-by: dependabot[bot] <support@github.com>

* Bump pre-commit/action from 3.0.0 to 3.0.1

Bumps [pre-commit/action](https://github.com/pre-commit/action) from 3.0.0 to 3.0.1.
- [Release notes](https://github.com/pre-commit/action/releases)
- [Commits](https://github.com/pre-commit/action/compare/v3.0.0...v3.0.1)

---
updated-dependencies:
- dependency-name: pre-commit/action
  dependency-version: 3.0.1
  dependency-type: direct:production
  update-type: version-update:semver-patch
...

Signed-off-by: dependabot[bot] <support@github.com>

* Bump actions/setup-python from 5 to 6

Bumps [actions/setup-python](https://github.com/actions/setup-python) from 5 to 6.
- [Release notes](https://github.com/actions/setup-python/releases)
- [Commits](https://github.com/actions/setup-python/compare/v5...v6)

---
updated-dependencies:
- dependency-name: actions/setup-python
  dependency-version: '6'
  dependency-type: direct:production
  update-type: version-update:semver-major
...

Signed-off-by: dependabot[bot] <support@github.com>

* Bump pre-commit/action from 3.0.0 to 3.0.1

Bumps [pre-commit/action](https://github.com/pre-commit/action) from 3.0.0 to 3.0.1.
- [Release notes](https://github.com/pre-commit/action/releases)
- [Commits](https://github.com/pre-commit/action/compare/v3.0.0...v3.0.1)

---
updated-dependencies:
- dependency-name: pre-commit/action
  dependency-version: 3.0.1
  dependency-type: direct:production
  update-type: version-update:semver-patch
...

Signed-off-by: dependabot[bot] <support@github.com>

---------

Signed-off-by: James Ball <jameball@qti.qualcomm.com>
Signed-off-by: dependabot[bot] <support@github.com>
Signed-off-by: james-ball-qualcomm <quic_jameball@quicinc.com>
Signed-off-by: James Ball <quic_jameball@quicinc.com>
Signed-off-by: David Harris <74973295+davidharrishmc@users.noreply.github.com>
Signed-off-by: james-ball-qualcomm <jameball@qti.qualcomm.com>
Co-authored-by: Corey Hickson <chickson@hmc.edu>
Co-authored-by: Neil Chulani <neil22@me.com>
Co-authored-by: SadhviNarayanan <sadhvin@gmail.com>
Co-authored-by: David Harris <74973295+davidharrishmc@users.noreply.github.com>
Co-authored-by: David Harris <David_Harris@hmc.edu>
Co-authored-by: Noah Fotenos <nfotenos@g.hmc.edu>
Co-authored-by: Vikram Krishna <vkrishna@hmc.edu>
Co-authored-by: Georgia Tai <ytai@g.hmc.edu>
Co-authored-by: jacassidy <jkc.cassidy@gmail.com>
Co-authored-by: dependabot[bot] <49699333+dependabot[bot]@users.noreply.github.com>
Co-authored-by: Jamie Grimm <jgrimm@vtmgroup.com>
2026-01-05 15:31:48 -08:00
Jordan Carlin
103fee64e7
Update misaligned atomicity granule summary in A chapter to match Machine chapter (#2551)
Some checks are pending
RISC-V ISA Build / build (push) Waiting to run
RISC-V ISA Build / deploy (push) Blocked by required conditions
pre-commit / pre-commit (push) Waiting to run
2026-01-04 20:54:29 -08:00
David Harris
a4f272ecee
Fix Zbkb-sc, Zbkc-sc, and Zbkx-sc references (#2548)
Some checks failed
RISC-V ISA Build / build (push) Has been cancelled
pre-commit / pre-commit (push) Has been cancelled
RISC-V ISA Build / deploy (push) Has been cancelled
Make these references display as Zbkb, Zbkc, Zbkx without the -sc suffix.

Signed-off-by: David Harris <74973295+davidharrishmc@users.noreply.github.com>
2026-01-02 14:37:12 -08:00
Bill Traynor
4d1303bdbe
Merge pull request #2533 from riscv/dependabot/github_actions/actions/upload-artifact-6
Some checks failed
RISC-V ISA Build / build (push) Has been cancelled
pre-commit / pre-commit (push) Has been cancelled
RISC-V ISA Build / deploy (push) Has been cancelled
Bump actions/upload-artifact from 4 to 6
2025-12-27 08:53:33 -05:00
Bill Traynor
2463ff865e
Merge branch 'main' into dependabot/github_actions/actions/upload-artifact-6 2025-12-27 08:05:43 -05:00
Bill Traynor
b62fe1479b
Merge pull request #2534 from riscv/dependabot/github_actions/actions/checkout-6
Bump actions/checkout from 5 to 6
2025-12-27 07:53:21 -05:00
Bill Traynor
9684fb5b42
Merge branch 'main' into dependabot/github_actions/actions/checkout-6 2025-12-27 05:19:27 -05:00
Ved Shanbhogue
bd49f88bc9
Clarify ill-configured counters (#2539)
Some checks failed
RISC-V ISA Build / build (push) Has been cancelled
pre-commit / pre-commit (push) Has been cancelled
RISC-V ISA Build / deploy (push) Has been cancelled
2025-12-24 22:45:47 -08:00
Ved Shanbhogue
117c442466
Fix bitmanip integration (#2538) 2025-12-24 22:27:00 -08:00
GH4169
851c681061
fix bit-width for RoundKeyB in vaeskf2.vi Sail pseudocode (#2487)
Some checks failed
RISC-V ISA Build / build (push) Has been cancelled
pre-commit / pre-commit (push) Has been cancelled
RISC-V ISA Build / deploy (push) Has been cancelled
Signed-off-by: GH4169 <77192123+GH4169@users.noreply.github.com>
2025-12-24 00:48:07 +00:00
Brendan Sweeney
ad48ae8798
Adding Zalasr to the main spec (#2091)
* First draft adding Zalasr to the main spec

* Zalasr upgrade to 0.9

* Upgrading Zalasr documentation based on feedback to differentiate from existing Za extensions

* Updating Zalasr to version 1.0

---------

Co-authored-by: Brendan Sweeney <turtwig@utexas.edu>
2025-12-23 16:37:52 -08:00
Xu, Zefan
7f956f73fa
Fix a typo in operation of vsha2c[hl].vv instruction (#2536)
Some checks are pending
RISC-V ISA Build / deploy (push) Blocked by required conditions
RISC-V ISA Build / build (push) Waiting to run
pre-commit / pre-commit (push) Waiting to run
2025-12-23 09:37:07 -08:00
Andrew Waterman
1d8994312c
Fix incorrect non-normative text in memory-model appendix (#2535)
Some checks are pending
RISC-V ISA Build / build (push) Waiting to run
RISC-V ISA Build / deploy (push) Blocked by required conditions
pre-commit / pre-commit (push) Waiting to run
See #2520
2025-12-22 16:25:39 -08:00
GH4169
5c823ad2c9
remove redundant parentheses in vghsh.vv Sail pseudocode (#2530)
Signed-off-by: GH4169 <77192123+GH4169@users.noreply.github.com>
2025-12-22 16:07:58 -08:00
dependabot[bot]
cff4c7c839
Bump actions/checkout from 5 to 6
Bumps [actions/checkout](https://github.com/actions/checkout) from 5 to 6.
- [Release notes](https://github.com/actions/checkout/releases)
- [Changelog](https://github.com/actions/checkout/blob/main/CHANGELOG.md)
- [Commits](https://github.com/actions/checkout/compare/v5...v6)

---
updated-dependencies:
- dependency-name: actions/checkout
  dependency-version: '6'
  dependency-type: direct:production
  update-type: version-update:semver-major
...

Signed-off-by: dependabot[bot] <support@github.com>
2025-12-22 16:18:53 +00:00
dependabot[bot]
b00a7090e4
Bump actions/upload-artifact from 4 to 6
Bumps [actions/upload-artifact](https://github.com/actions/upload-artifact) from 4 to 6.
- [Release notes](https://github.com/actions/upload-artifact/releases)
- [Commits](https://github.com/actions/upload-artifact/compare/v4...v6)

---
updated-dependencies:
- dependency-name: actions/upload-artifact
  dependency-version: '6'
  dependency-type: direct:production
  update-type: version-update:semver-major
...

Signed-off-by: dependabot[bot] <support@github.com>
2025-12-22 16:18:48 +00:00
Nicolas Brunie
59e436370b
[#2386] unifying carry-less spelling in vector crypto chapter (#2527)
Some checks failed
RISC-V ISA Build / build (push) Has been cancelled
pre-commit / pre-commit (push) Has been cancelled
RISC-V ISA Build / deploy (push) Has been cancelled
Vector crypto chapter was using a different spelling, carryless, compared to the usually accepted form, carry-less, which is also the spelling used in the scalar crypto chapter. 
This patch unifies the spelling to carry-less.

Signed-off-by: Nicolas Brunie <82109999+nibrunieAtSi5@users.noreply.github.com>
2025-12-20 05:02:03 -08:00
Andrew Waterman
2efad6f194
Synchronize RV32 and RV64 HINT tables wrt. FENCE (#2526)
* Fix x0 representation in RV64 HINT table

* Fix spacing in RV32 HINT table

* Synchronize RV32 and RV64 HINT tables wrt. FENCE
2025-12-20 02:15:51 -08:00
Ved Shanbhogue
936aa76042
Explicitly clarify that WFI in U-mode is unaffected by mstatus.TW (#2517)
Some checks are pending
RISC-V ISA Build / build (push) Waiting to run
RISC-V ISA Build / deploy (push) Blocked by required conditions
pre-commit / pre-commit (push) Waiting to run
* Clarify WFI in U-mode is unaffected by mstatus.TW

* Clarify WFI in U-mode is unaffected by mstatus.TW
2025-12-19 20:06:27 -08:00
GH4169
53a5ae2b16
Fix a typo in vaesdf.vs encoding (#2516)
Some checks failed
RISC-V ISA Build / deploy (push) Has been cancelled
RISC-V ISA Build / build (push) Has been cancelled
pre-commit / pre-commit (push) Has been cancelled
Signed-off-by: GH4169 <77192123+GH4169@users.noreply.github.com>
2025-12-18 21:07:13 +00:00
Andrew Waterman
cc9df7f8e7
Fix spacing in V=1 (#2507)
Some checks failed
RISC-V ISA Build / build (push) Has been cancelled
pre-commit / pre-commit (push) Has been cancelled
RISC-V ISA Build / deploy (push) Has been cancelled
2025-12-15 19:06:02 -08:00
Ved Shanbhogue
824004104f
Move SSEED and USEED description to mseccfg section (#2503)
* Move SSEED and USEED description to mseccfg section

* use x instead of * for dont-care

* rephrase
2025-12-15 18:56:57 -08:00
Ved Shanbhogue
155b64b4bc
Move Sstc text to relevant sections in Machine, Supervisor, and Hypervisor chapters (#2504)
* Move stimemp to Supervisor CSRs section

* update mip.STIP description

* move sip.STIP to supervisor

* Add stimecmp interaction to TM

* Add vstimecmpt

* Update VSTIP

* Update interaction with TM in hcounteren

* Move STCE definition

* Move henvcfg STCE text to hypervisor

* fix xref

* update

* reword stip

* update STIP and VSTIP setting text
2025-12-15 18:56:20 -08:00
Ved Shanbhogue
2c8ae6ae44
Move Zicboz/Zicbom *envcfg controls to their corresponding section (#2501)
* Move CBZE to corresponding envcfg sections

* Move CBCFE to corresponding envcfg sections

* Move CBIE to corresponding envcfg sections

* Reword machine section text

* Reword machine section text

* Reword hypervisor section text

* Reword text in supervisor chapter
2025-12-15 18:52:23 -08:00
Ved Shanbhogue
2462f7ed87
Better integrate Zacas and Zabha into ISA manual (#2506)
* Integrate Zacas and Zabha PMA requirements into Machine chapter

* Move Zacas rationale to rationale chapter

* Move Zabha rationale to rationale chapter
2025-12-15 18:23:50 -08:00
Ved Shanbhogue
69b7db5b5c
Clarify that mstatus.TW applies to privilege modes less than M (#2502)
Some checks failed
RISC-V ISA Build / build (push) Has been cancelled
pre-commit / pre-commit (push) Has been cancelled
RISC-V ISA Build / deploy (push) Has been cancelled
2025-12-12 14:35:38 -08:00
Ved Shanbhogue
9bb5e51fc9
Fix a few formatting issues (#2500)
Some checks are pending
RISC-V ISA Build / build (push) Waiting to run
RISC-V ISA Build / deploy (push) Blocked by required conditions
pre-commit / pre-commit (push) Waiting to run
2025-12-12 12:04:14 -08:00
Ved Shanbhogue
57f1ecebe4
Integrate Smepmp chapter into Priv spec (#2493)
Some checks are pending
RISC-V ISA Build / build (push) Waiting to run
RISC-V ISA Build / deploy (push) Blocked by required conditions
pre-commit / pre-commit (push) Waiting to run
* Add RLB, MML, MMWP fields spec to mseccfg section

* Move mseccfg fields spec and rationale to right sections

* Add a privileged rationale chapter

* move reset state of smepmp fields to reset section

* Include new chapter into priv book; fix references

* remove misnamed file
2025-12-11 13:51:27 -08:00
Ved Shanbhogue
4548d0ed5f
Move Smmpm and Smnpm to machine and Ssnpm to machine/supervisor/hypervisor chapter (#2494)
* Move Smnpm to machine chapter

* Move Smmpm to Machine chapter

* Move Ssnpm to supervisor chapter

* Move Ssnpm additions to H to hypervisor chapter

* Clean up the movement of extension details
2025-12-11 13:28:58 -08:00
Andrew Waterman
107e9d3811
Improve wording of hart ID constraint (#2496)
Some checks are pending
RISC-V ISA Build / deploy (push) Blocked by required conditions
RISC-V ISA Build / build (push) Waiting to run
pre-commit / pre-commit (push) Waiting to run
"At least one hart must have an ID of 0" and "IDs must be unique" together
imply that exactly one hart has an ID of 0.  But the latter wording is less
confusing.
2025-12-10 17:18:40 -08:00
Bill Traynor
3078a02f2b
Merge pull request #2492 from riscv/2491-fix-duplicate-cite-reference-in-vector-crypto
Some checks are pending
RISC-V ISA Build / build (push) Waiting to run
RISC-V ISA Build / deploy (push) Blocked by required conditions
pre-commit / pre-commit (push) Waiting to run
Fix duplicate cite
2025-12-10 13:48:52 -05:00
wmat
36cad3eae9 Fix duplicate cite
gbt:sm4 was used twice, one should be gbt:sm3
2025-12-10 13:35:05 -05:00
Bill Traynor
19250b2e4c
Merge pull request #2490 from riscv/2489-need-to-escape-one-more-in-vector-crypto
Escape a { character
2025-12-10 13:28:46 -05:00
wmat
7369f3bdda Escape a { character
Missed escaping a { character in a citation.
2025-12-10 12:52:02 -05:00
Bill Traynor
64f69f0da1
Merge pull request #2488 from riscv/2486-all-characters-need-to-be-escaped-with
2486 all characters need to be escaped with
2025-12-10 12:43:41 -05:00
wmat
41247a7214 Adding svg of logo
It's just easier if it exists in the Antora structure
2025-12-10 12:30:47 -05:00
wmat
f5540f8427 Escaping some { characters
Escaping {ra and {reg_list
2025-12-10 11:13:44 -05:00
Bill Traynor
41c0ee3f18
Merge pull request #2485 from riscv/2484-remove-deleted-pages-from-antora-nav
Remove extending and naming from Antora nav.
2025-12-10 10:40:17 -05:00
wmat
ba706b4d57 Remove extending and naming from Antora nav.
This patch removes chapters that have been deleted from top of tree.
2025-12-10 10:31:09 -05:00
Bill Traynor
301ba364e2
Merge pull request #2367 from Timmmm/user/timh/tag_highlighting
Some checks are pending
RISC-V ISA Build / build (push) Waiting to run
RISC-V ISA Build / deploy (push) Blocked by required conditions
pre-commit / pre-commit (push) Waiting to run
2025-12-09 21:24:59 -05:00
Tim Hutt
c4c167ceea
Specify the interaction between CSRRS/C and "reads as" bits (#1581)
Some checks are pending
RISC-V ISA Build / build (push) Waiting to run
RISC-V ISA Build / deploy (push) Blocked by required conditions
pre-commit / pre-commit (push) Waiting to run
`pmpaddr` uniquely contains writable bits that "read as" some value, but have an underlying value that can be different. The behaviour when you modify *different* bits in the CSR using `csrr{sc}[i]` was not clear.

This is the behaviour that the Sail model, SPIKE and the open-source Rocket core all implement.

Co-authored-by: Tim Hutt <timothy.hutt@codasip.com>
2025-12-09 09:29:54 -08:00
Tim Hutt
df54e78947
Add CBO instructions to permission check text (#2482)
Add cache-block instructions to the list of instructions that are affected by permission checks. This is meant to be implied by the text elsewhere saying that CMOs require load/store permission, but it is nice to be explicit.
2025-12-09 16:38:10 +00:00
Guo Ren
e6fa8a7ff1
Fixup typo of RL for PPO6 & 7 (#2289)
Current riscv AQ & RL (Zalasr) instructions are RCsc. This typo affects PPO6 and PPO7.

Signed-off-by: Guo Ren <guoren@kernel.org>
Co-authored-by: Andrew Waterman <andrew@sifive.com>
2025-12-09 08:32:05 -08:00
Tiago Rocha
7569b6ff84
Fix typo on sscofpmf.adoc (#1902)
As mentioned a few lines below the one changed, scountovf only contains the OF bits of 29 mhpmevent registers, as only 29 exist.

Signed-off-by: Tiago Rocha <33607449+Tiago-R@users.noreply.github.com>
Co-authored-by: Bill Traynor <wmat@riscv.org>
Co-authored-by: Andrew Waterman <andrew@sifive.com>
2025-12-09 08:28:41 -08:00
Tomasz Sowiński
1eca25e2b0
Fix FCVT.int.fmt int type name (#2283) 2025-12-09 08:18:48 -08:00
Beeman Strong
a067844511
Update CTR chapter with NT branch target info, addresses issue #2349 (#2361)
Clarify the description of the `ctrtarget` register.

Signed-off-by: Beeman Strong <97133824+bcstrongx@users.noreply.github.com>
2025-12-09 08:14:33 -08:00
Tim Hutt
e314e220a2
Update .PHONY rules in Makefile (#2375)
Some of these targets no longer exist, and `docker-pull-latest` was missing.
2025-12-09 08:12:46 -08:00
Piotr Fusik
268179cb7a
Fix backticks in HTML (#2434) 2025-12-09 08:12:25 -08:00
Andrew Waterman
71441565e0
Define format of memory-mapped msip register (#1541)
* Define format of memory-mapped msip register

* Add msip preface entry
2025-12-09 08:11:42 -08:00